ECS PT880-A VIA PT880 P4 Mainboard Preview/Gallery (4)
Bluetooth 1 Mar 2004

The BIOS

DRAM Clk can be selected up to 232MHz which is limiting.  Use Dram Timing=Ultra is better. We tried to set DRAM Command Rate to 1T but the system failed to boot. We left it at 2T.	DRAM timing can be set to Manual, SPD,Turbo, Ultra. We made a check Ultra = CAS 2, 6-2-2. You can manually set the ram timings but it seems that Tras is fixed at 9.
CPU CLK or FSB is limited to 232	CPU voltage is adjustable upwards 6% of default
VDimm can be adjusted as well to +6%

Next >>>

Pricing of ECS Boards

(C) Copyright 1998-2009 OCWorkbench.com