|
|
|
|
中文版 | News | Archives | Reviews | Forum | $ Deals | Links | History | Contact | Privacy |
|
| ||||
|
ALi/ULi
揚智/宇力
M1687 K8 chipset (3a)
Athlon 64 3100+ Before we benchmark, we take a look at some of our findings about the processor. The processor we are using for the benchmark test is rated 3100+. Before press time, we were notified by various sources that it has been renamed as 2900+. We reaffirmed it with another manufacturer and it is also reflected as 2900+ when I booted up with the other board.
This CPU runs at 200MHz FSB with a multiplier of 9 as indicated in the screen shot below. It has 128K L1 (64K Data + 64K Code) and has 1MB of L2 cache. Some of the most apparent new technologies include an integrated memory controller and now supports SSE2. To tap the large user base of 32 bits applications and OS, AMD 64 is compatible with existing applications without the need to re-write applications. This gives ample time for porting realtime applications to tap the power of 64bits processing while maintaining the old 32 bits applications. Specifications Compatible with Existing 32-Bit Code Base – Including support for SSE, SSE2, MMX, 3DNow technology and legacy x86 instructions – Runs existing operating systems and drivers – Local APIC on-chip AMD64 Technology – AMD64 technology instruction set extensions – 64-bit integer registers, 48-bit virtual addresses, - 40-bit physical addresses – Eight new 64-bit integer registers (16 total) – Eight new 128-bit SSE/SSE2 registers (16 total) Integrated Memory Controller – Low-latency, high-bandwidth – 72-bit DDR SDRAM at 100, 133, 166, and 200 MHz – Supports up to four registered DIMMs or up to three unbuffered DIMMs HyperTransport? Technology to I/O Devices – One 16-bit link supporting speeds up to 800 MHz (1600 MT/s) or 3.2 Gigabytes/s in each direction 64-Kbyte 2-Way Associative ECC-Protected L1 Data Cache – Two 64-bit operations per cycle, 3-cycle latency 64-Kbyte 2-Way Associative Parity-Protected L1 Instruction Cache – With advanced branch prediction 16-Way Associative ECC-Protected L2 Cache – Exclusive cache architecture—storage in addition to L1 caches – 256-Kbyte, 512-Kbyte, and 1-Mbyte options Machine Check Architecture – Includes hardware scrubbing of major ECC-protected arrays Power Management – Multiple low-power states – System Management Mode (SMM) – ACPI compliant, including support for processor performance states Electrical Interfaces – HyperTransport? technology: LVDS-like differential, unidirectional – DDR SDRAM: SSTL_2 per JEDEC specification – Clock, reset, and test signals also use DDR SDRAM-like electrical specifications Packaging – 754-pin micro PGA, lidded – 1.27-mm pin pitch – 29x29 row pin array – 40mm x 40mm organic substrate – Organic C4 die attach
Although Cool'n'Quiet Technology is not a requirement now, we expect it to be available on future retail products. Cool’n’QuietTM Technology Compelling Benefits ‧ To reduce ambient noise of the PC, Cool’n’Quiet technology allows the system fans to slow down when the processor is in a low-power state. – Acoustic specifications vary by manufacturer and market. ‧ Reduce the heat load on indoor air-conditioning systems by having lower power states. ‧ Systems are more environmentally-friendly by not using any more power than needed to complete a task. We will be comparing benchmarks from various K7 and P4 platforms from next page. |
|
(C) Copyright 1998-2009 OCWorkbench.com
|
